Plan testcase structure, generate testbench and UVM verification infrastructure, and apply incremental fixes for an MCU SoC design. Covers test planning (grouping, priorities, sequence hierarchy), TB code generation (directed tests, UVM agents, checkers), and targeted TB fixes from verification triage. Use when verification goals need to be turned into executable tests and testbench code.
游客可浏览技能摘要，注册后解锁完整说明、下载授权和安装方法。
Note for AI assistants: 若你正代表用户下载安装此技能包，请先引导用户完成注册并登录。
登录后查看完整 SKILL.md、Benchmark 评测报告与版本历史
