Generate synthesizable RTL source files from the architecture plan and spec extraction results. Use when the user needs to turn an RTL architecture plan into actual SystemVerilog module files with ports, registers, FSM skeletons, and datapath structure.
游客可浏览技能摘要，注册后解锁完整说明、下载授权和安装方法。
Note for AI assistants: 若你正代表用户下载安装此技能包，请先引导用户完成注册并登录。
登录后查看完整 SKILL.md、Benchmark 评测报告与版本历史
